

In re: Fang et al.
Serial No.: 10/671,305
Filed: September 24, 2003
Page 2

In the Claims:

1. (Original) A delay-locked loop (DLL) circuit, comprising:
~~a phase interpolator circuit and variable delay circuit coupled in cascade and operative to generate an output clock signal that is delayed with respect to a reference clock signal responsive to respective first and second control signals applied to the phase interpolator and the variable delay circuit~~
a phase interpolator circuit that receives a reference clock signal and generates a finely variably delayed clock signal therefrom responsive to a first control signal;
a variable delay circuit that receives the finely variably delayed clock signal and generates a coarsely variably delayed output clock signal therefrom responsive to a second control signal; and
a phase control circuit that generates the first and second control signals responsive to the output clock signal and the reference clock signal.
2. (Canceled)
3. (Original) A DLL circuit according to Claim 1, wherein the variable delay circuit is configured to provide step changes in delay responsive to the second control signal.
4. (Original) A DLL circuit according to Claim 3, wherein the variable delay circuit comprises a tapped delay chain circuit comprising a plurality of delay circuits interconnected by a switching circuit that is operative to selectively bypass one or more of the delay circuits responsive to the second control signal.
5. (Original) A DLL circuit according to Claim 1, wherein the phase control circuit is operative to cause the phase interpolator circuit to shift from one extreme of a delay range thereof towards another extreme of the delay range concurrent with a step change in delay through the variable delay circuit.

In re: Fang et al.
Serial No.: 10/671,305
Filed: September 24, 2003
Page 3

6. (Currently Amended) A DLL circuit according to Claim 1, wherein the phase interpolator circuit comprises:

first and second delay ~~circuit~~ circuits coupled in series and ~~generating~~ configured to generate respective first and second delayed clock signals; and

a phase interpolator that receives the first and second delayed clock circuits and that generates ~~a phase interpolated~~ the finely variably delayed clock signal therefrom.

7. (Original) A DLL circuit according to Claim 6, wherein the phase interpolator comprises one of an analog phase interpolator or a digital phase interpolator.

8-9. (Canceled)

10. (Original) A DLL circuit according to Claim 1, wherein the phase control circuit comprises:

a phase detector that generates an error signal responsive to a comparison of the reference clock signal to the output clock signal; and

a delay control circuit that generates the first and second control signals responsive to the error signal.

11. (Original) A DLL circuit according to Claim 10:

wherein the delay control circuit comprises:

a fine control counter circuit that increments and decrements a fine control count signal responsive to the error signal and that generates a count limit indicator signal responsive to the fine control count signal reaching one of a maximum or minimum count; and

a coarse control counter circuit that increments and decrements a coarse control count signal responsive to the error signal subject to the count limit indicator signal;

wherein the phase interpolator circuit is responsive to the fine control count signal; and

In re: Fang et al.
Serial No.: 10/671,305
Filed: September 24, 2003
Page 4

wherein the variable delay circuit is responsive to the coarse control count signal.

12. (Original) A DLL circuit according to Claim 11, wherein the coarse control counter circuit is enabled to count responsive to assertion of the count limit indicator signals.

13. (Original) A DLL circuit according to Claim 11, wherein the error signal comprises first and second error signals, wherein the fine control counter circuit increments and decrements responsive to respective ones of the first and second error signals, and wherein the coarse control counter circuit increments and decrements responsive to respective ones of the first and second error signals.

14. (Original) A DLL circuit, comprising:

~~a cascade combination of a phase interpolator circuit and a tapped delay chain circuit, the cascade combination operative to produce an output clock signal that is delayed with respect to a reference clock signal responsive to a control input~~ a phase interpolator circuit comprising:

a delay circuit configured to receive a reference clock signal; and

a phase interpolator that interpolates between an input and an output of a delay of the delay circuit responsive to the control input to produce a phase interpolated clock signal;

a tapped delay chain circuit configured to receive the phase interpolated clock signal and to generate an output clock signal therefrom that is variably delayed responsive to the control input; and

a phase control circuit that generates the control input responsive to a comparison of the output clock signal to the reference clock signal.

15. (Original) A DLL circuit according to Claim 14, wherein the phase interpolator circuit is configured to provide a fine delay adjustment and wherein the tapped delay chain is configured to provide a coarse delay adjustment.

In re: Fang et al.
Serial No.: 10/671,305
Filed: September 24, 2003
Page 5

16. (Original) A DLL circuit according to Claim 14, wherein the tapped delay chain circuit comprises a cascade of selectively bypassable fixed delay circuits.

17. (Original) A DLL circuit according to Claim 14, wherein a delay resolution of the tapped delay chain circuit is substantially the same as a delay range of the phase interpolator circuit.

18. (Original) A DLL circuit according to Claim 14, wherein the phase control circuit is operative to cause the phase interpolator circuit to shift from one extreme of a delay range thereof towards another extreme of the delay range concurrent with a step change in delay through the tapped delay chain circuit.

19. (Currently Amended) A DLL circuit according to Claim 14, wherein the phase interpolator circuit comprises:

cascaded first and second delay circuits that generate respective first and second delayed clock signals; and

wherein the [[a]] phase interpolator that receives the first and second delayed clock signals and that generates a the phase interpolated clock signal therefrom.

20. (Original) A DLL circuit according to Claim 19, wherein the phase interpolator comprises one of an analog phase interpolator or a digital phase interpolator.

21-22. (Canceled)

23. (Original) A DLL circuit according to Claim 14, wherein the phase control circuit comprises:

a phase detector circuit that generates that generates an error signal responsive to a comparison of the reference clock signal to the output clock signal; and

a delay control circuit that generates the first and second control signals responsive to the error signal.

In re: Fang et al.
Serial No.: 10/671,305
Filed: September 24, 2003
Page 6

24. (Original) A DLL circuit according to Claim 23:

wherein the delay control circuit comprises:

a fine control counter circuit that increments and decrements a fine control count signal responsive to the error signal and that generates respective minimum and maximum count limit indicator signals responsive to the fine control count signal reaching respective ones of maximum and minimum counts; and

a coarse control counter circuit that increments and decrements a coarse control count signal responsive to the error signal subject to the maximum and minimum count limit indicator signals;

wherein the phase interpolator circuit is responsive to the fine control count signal;
and

wherein the tapped delay chain circuit is responsive to the coarse control count signal.

25. (Original) A DLL circuit according to Claim 24, wherein the coarse control counter circuit is enabled responsive to assertion of one of the maximum and minimum count limit indicator signals.

26. (Original) A DLL circuit according to Claim 24, wherein the error signal comprises first and second error signals, wherein the fine control counter circuit increments and decrements responsive to respective ones of the first and second error signals, and wherein the coarse control counter circuit increments and decrements responsive to respective ones of the first and second error signals.

27-28. (Canceled)

29. (New) A DLL circuit according to Claim 1, wherein the phase interpolator circuit comprises:

a delay circuit that receives the reference clock signal; and

In re: Fang et al.
Serial No.: 10/671,305
Filed: September 24, 2003
Page 7

a phase interpolator that interpolates between an input and an output of a delay of the delay circuit responsive to the first control signal to produce the finely variably delayed clock signal.